INTRODUCTION
Course program on "Modeling and Optimization of VLSI Interconnects" is assigned for postgraduate education on "VLSI Design" specialization and is taught on the 4 th semester (2 year's 2 nd semester).
The course duration is 65 hours, lectures volume is 52 hours, and laboratory works are 13
hours.
COURSE GOALS AND OBJECTIVES
The goal of the course is to teach the future researchers the principles of design, analysis, modeling and optimization of VLSI interconnects, as well as to promote an interest in life-long learning together with the ability to advance professionally.
The main objectives of the course are:
The study of VLSI interconnects design, modeling and optimization basics.
The study of interconnects parasitic parameters influence on the circuits performance
In the process of the laboratory work it is necessary to study the different models for calculation of VLSI parasitic parameters with respect to the laboratory task assignment and to simulate influence of interconnects parasitic parameters on the circuits performance. RC-tree.
Step response of lumped vs. distributed RC line. Sample RLC network. Modified node analysis equations.
Techniques for model reduction. Dominant poles. Asymptotic waveform evaluation.
Interconnection Length Prediction (8 hours).
Rent's Rule. Rent's parameters. Future of interconnect power. Interconnect power prediction. Interconnect power model.
Inductance of Interconnects (6 hours).
Increasing the effects of inductance. Problems with modeling On-Chip inductance.
Inductance basics. Partial inductance. Partial inductances of basic configurations. Application of 5 partial inductance. Skin effect and its influence on resistance and inductance. Partial element equivalent circuit (PEEC) method. Design solutions to counter the effects of inductance.
Driving interconnect for circuit speed optimization (10 hours).
Evolution of the speed optimization problem. Speed optimization with ideal interconnect. 
Routing topology generation for speed optimization (6 hours).
Routing tree of a net -definitions. Minimal tree length. Steiner tree. Minimum path length approach.
Direct minimization of Delay. Elmore delay as routing objective. Elmore justifies costradius tradeoffs. Steiner-Elmore routing tree. Nature of critical sink routing tree. Geometric heuristics for critical sink routing. SERT-C: direct attack on Steiner Elmore routing tree with a
